

Patent No. 3,800,000
July 97





FIG. 1








4
 FIG. 8

GENERAL RANGING PROCESS

FIG. 7A
SA



FROM FIG. 7A




FIG. 7B





FIG. 5C



6
FIG. 8
DEAD RECKONING RE-SYNC

CURRENTLY INCLUDES IT
MUST ALTER ITS
DELAY VECTOR TO
ALLOW THE FARTHEST
RU'S TO SYNCHRONIZE
TO THE SAME FRAME
AS THE NEAREST RU'S
AND BROADCASTS A
MESSAGE TO ALL RU'S
INDICATING WHEN AND
BY HOW MUCH IT WILL
ALTER ITS DELAY
VECTOR

248

EACH RU RECEIVES
BROADCAST AND
ALTERS ITS DELAY
VECTOR BY AMOUNT
INSTRUCTED AT TIME
CU ALTERS ITS DELAY
VECTOR


250

EACH RU REINITIATES
SYNCHRONIZATION
PROCESS

7
FIG. 9

PRECURSOR EMBODIMENT

DIGITAL MODEM BLOCK DIAGRAM



MODERN
RU RECEIVE

FIG. 10




FIG. 12






FIG. 13¹⁰



15
FIG. 17



11
FIG. 18




FIG. 14




FIG. 15






FIG. 16



16
FIG. 20



PREFERRED TRELLIS ENCODER

FIG. 42

17

MAPPING FOR FALL-BACK MODE - LSB'S




FIG. 43

21




FIG. 21

CODE	INPHASE	QUADRATURE	
0000	111	111	= -1 -
0001	001	111	= 1 -
0010	001	001	= 1 +
0011	111	001	= -1 +
0100	011	111	= 3 -
0101	001	011	= 1 + 3*
0110	101	001	= -3 +
0111	111	101	= -1 - 3*
1000	011	011	= +3 + 3*
1001	101	011	= -3 + 3*
1010	101	101	= -3 - 3*
1011	011	101	= 3 - 3*
1100	111	011	= -1 + 3*
1101	101	111	= -3 -
1110	001	101	= 1 - 3*
1111	011	001	= 3 +

FIG. 22

INFORMATION
VECTOR [B]
FOR EACH
SYMBOL

ORTHOGONAL
CODE MATRIX

$$\begin{array}{c} 483 \\ 481 \end{array} \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 \\ \vdots \\ \vdots \end{bmatrix} \times \begin{bmatrix} C_{1,1} & C_{1,2} & \cdots & C_{1,144} \\ C_{2,1} & C_{2,2} & \cdots & C_{2,144} \\ \vdots & \vdots & & \vdots \end{bmatrix}$$

20A

FIG. 23A

$$\begin{array}{c} \text{REAL} \\ \text{PART OF} \\ \text{INFO} \\ \text{VECTOR} \\ [b] \text{ FOR} \\ \text{FIRST} \\ \text{SYMBOL} \end{array} \begin{array}{c} \curvearrowright \\ 405 \end{array} \begin{bmatrix} +3 \\ -1 \\ -1 \\ +3 \end{bmatrix} \cdot \begin{array}{c} 407 \\ \begin{bmatrix} 1 & 1 & 1 & 1 \\ -1 & -1 & 1 & 1 \\ -1 & 1 & -1 & 1 \\ -1 & 1 & 1 & -1 \end{bmatrix} \end{array} = \begin{array}{c} \begin{bmatrix} 4 \\ 0 \\ 0 \\ -8 \end{bmatrix} \\ 409 \end{array} \begin{array}{c} \curvearrowleft \\ \text{REAL} \\ \text{PART OF} \\ \text{RESULT} \\ \text{VECTOR} \end{array}$$

$$[b_{\text{REAL}}] \times [\text{CODE MATRIX}] = [R_{\text{REAL}}] = \text{"CHIPS OUT" ARRAY-REAL}$$

20B

FIG. 23B

LSBs y1 y0	PHASE	1+jQ
00	0	3-j
01	90	1+j3
10	180	-3+j
11	-90	-1-j3

MSBs y3 y2	PHASE difference (2nd-1st symbol)	1+jQ WHEN LSB=00	1+jQ WHEN LSB=01	1+jQ WHEN LSB=10	1+jQ WHEN LSB=11
00	0	3-j	1+j3	-3+j	-1-j3
01	90	1+j3	-3+j	-1-j3	3-j
10	180	-3+j	-1-j3	3-j	1+j3
11	-90	-1-j3	3-j	1+j3	-3+j

LSB & MSB FALLBACK MODE MAPPINGS

FIG. 44
22




FIG. 24






FIG. 25








FIG. 27

DIGITAL MODEM BLOCK DIAGRAM



MODERN
CU REVISED
FIG. 28



29
FIG. 26

Page 94, Line 8
Removed to 793

1500 SE




FIG. 34 30




FIG. 31




FIG. 28A 32






FIG. 28A

FIG. 28B





GAP ACQUISITION TIMING






FIG. 39 35



36
FIG. 40



37
FIG. 41

FINE TUNING
TO CENTER
BARKER CODE












FIG. 27³⁸









RU RANGING
FIG. 29






CU RANGING & CONTENTION RESOLUTION
 RANGING AND CONTENTION RESOLUTION
 CU SIDE

FIG. 31 ⁴⁸
 47



CONTENTION RESOLUTION - RU
USING BINARY STACK

FIG. 33 ⁴⁹
112



RANGING - RU SIDE
BINARY TREE
ALGORITHM

FIG. 32

50
49





FIG. 37


50



FRAME DETECTOR
FRAME SYNC/KILOFRAME DETECT

FIG. 52

51



STATE MACHINE

FIG. 53

52

EQUALIZATION TRAINING ALGORITHM

TIME
ALIGN-
MENT

RU PICKS CODE #4 OF FIRST 8 ORTHOGONAL
CODES AND TRANSMITS ANY BINARY DATA
USING CODE 4 TO SPREAD AND USING BPSK
MODULATION.

CU CORRELATES RECEIVED SIGNAL AGAINST
EACH OF FIRST 8 ORTHOGONAL CODES

IS THE TRANSMITTED DATA
FROM THE RU RECOVERED
FROM THE CODE #4
CORRELATION PROCESS?

GO BACK
TO FINE
TUNING
PROCESS
FOR RANGING
AND CENTER
BARKER CODE
FROM RU

POWER
ALIGNMENT

SFT GAIN OF RU XMTR AMPLIFIER TO 1
AND SET GAIN OF CU RCVR G2
AMPLIFIER TO AN APPROXIMATION
OF PROPER GAIN FOR CODE 4

ALLOW ADAPTIVE GAIN CONTROL CKT
IN CU TO SETTLE IN ON A NEW
GAIN LEVEL DURING TRAINING
SEQUENCE

SEND CU GAIN SO DERIVED TO
RU FOR SETTING GAIN OF RU
TRANSMITTER SCALING AMPL. AND
SET CU GAIN TO 1

TO FIG. 45B

FIG. 45A

53A

UPSTREAM
EQUALIZATION

CU SENDS MESSAGE TO RU TELLING
IT TO SEND EQUALIZATION DATA TO
CU USING ALL 8 OF THE FIRST
8 ORTHOGONAL CYCLIC CODES
AND BPSK MODULATION.

RU SENDS SAME TRAINING DATA TO
CU ON 8 DIFFERENT CHANNELS
SPREAD BY EACH OF FIRST 8
ORTHOGONAL CYCLIC CODES.

CU RECEIVER RECEIVES DATA,
AND FFE 765, DFE 820 AND
LMS 830 PERFORM ONE ITERATION
OF TAP WEIGHT(COEFFICIENT)
ADJUSTMENTS.

TAP WEIGHT (COEFFICIENT)
ADJUSTMENTS CONTINUE
UNTIL CONVERGENCE WHEN
ERROR SIGNALS DROP OFF
TO NEAR ZERO.

AFTER CONVERGENCE DURING
TRAINING INTERVAL, CU SENDS
FINAL FFE AND DFE COEFFICIENTS
TO RU.

RU SETS FINAL FFE & DFE
COEFFICIENTS INTO PRECODE
FFE/DFE FILTER IN
TRANSMITTER.

CU SETS COEFFICIENTS OF
FFE 765 AND DFE 820 TO
ONE FOR RECEPTION OF
UPSTREAM PAYLOAD DATA.

TO FIG. 45C

FIG. 45B
538

FROM FIG. 45B

DOWNSTREAM
EQUALIZATION

1128
CU SENDS EQUALIZATION TRAINING
DATA TO RU SIMULTANEOUSLY ON
8 CHANNELS SPREAD ON EACH
CHANNEL BY ONE OF THE FIRST
8 ORTHOGONAL CYCLIC CODES
MODULATED BY BPSK.

1130
RU RECEIVER RECEIVES EQUALIZATION
TRAINING DATA IN MULTIPLE
ITERATIONS AND USES LMS 830,
FFE 765, DFE 820 AND DIFFERENCE
CALCULATION CIRCUIT 832 TO
CONVERGE ON PROPER FFE AND
DFE TAP WEIGHT COEFFICIENTS.

1132
AFTER CONVERGENCE, CPU READS
FINAL TAP WEIGHT COEFFICIENTS
FOR FFE 765 AND DFE 820 AND
LOADS THESE TAP WEIGHT
COEFFICIENTS INTO FFE/DFE
CIRCUIT 764; CPU SETS FFE 765
AND DFE 820 COEFFICIENTS TO
INITIALIZATION VALUES.

54c
FIG. 45C

53c

FIG. 49 is a block diagram of a system for communicating with a mobile station in a CDMA, FDMA, STDMA, or TDMA system.

TDMA, STDMA, FDMA, INVERSE FOURIER SCDDMA, CDMA OR






FIG. 49



SIMPLE CS SPREAD SPECTRUM RECEIVER

FIG. 50


59



SIMPLE RU SPREAD SPECTRUM TRANSMITTER

5
6
7

456



SYNCHRONOUS TDMA SYSTEM

FIG. 54

58
57

OFFSET	1B ASIC		2A ASIC	
(Chips)	RGSRH	RGSRL	RGSRH	RGSRL
0	0x0000	0x8000	0x0001	0x0000
1/2	0x0000	0xC000	0x0001	0x8000
1	0x0000	0x4000	0x0000	0x8000
-1	0x0001	0x0000	0x0002	0x0000

FIG. 58

Training Algorithm






FIG. 59

Initial 2-Step Training Algorithm



2-STEP INITIAL EQUALIZATION TRAINING
FIG. 60

EQ Stability Check



Note: $Thrld_{coeff} = 7F00H$ $Thrld_{stable} = 10^{-3}$

FIG. 61

Periodic 2-Step Training Algorithm





FIG. 62

RACM Correction




Note: Thrld_{amp} = TBD

Thrld_{phase} = TBD

ROTATIONAL AMPLIFIER CORRECTION

FIG. 63


EQ Convergence Check



Note: $Thrld_{converge} = 10^{-5}$

FIG. 64

Power Alignment Flow Chart



Note: TH = 600H
N = 12

FIG. 65





FIG. 66



Total Turn Around (TTA) in frames = Offset

FIG. 67




FIG. 68

Figure 3.1: Frame start propagation along the channel.

CONFIDENTIAL

any other such information as may be required for the full and complete understanding of the invention




FIG. 69

Figure 69: Control message (downstream) and function (upstream) propagation in a 3 frames TTA channel




FIG. 70




Figure 3.4: Overall view of the CU sensing windows in a "boundless ranging" algorithm

FIG. 71

Chip\FR	1	2	3	4	5	6	7		33
1	0	0	1	0	0	1	1	...	0
2	1	0	0	1	1	1	1	...	
3	0	0	0	1	1	1			
4	0	0	0	1	0	0	0	...	0
5	0	1	0	0	1				
6	0	0	1	1	1				
7	0	0	0	1	1				
8	0	0	0	0	1	0	0	...	

FIG. 72

W...
EQUALIZATION

CU SENDS MESSAGE TO RU TELLING IT TO SEND EQUALIZATION DATA TO CU USING ALL 8 OF THE FIRST 8 ORTHOGONAL CYCLIC CODES AND BPSK MODULATION.

1116

RU SENDS SAME TRAINING DATA TO CU ON 8 DIFFERENT CHANNELS SPREAD BY EACH OF FIRST 8 ORTHOGONAL CYCLIC CODES.

1118

CU RECEIVER RECEIVES DATA, AND FFE 765, DFE 820 AND LMS 830 PERFORM ONE ITERATION OF TAP WEIGHT (COEFFICIENT) ADJUSTMENTS.

1120

TAP WEIGHT (COEFFICIENT) ADJUSTMENTS CONTINUE UNTIL CONVERGENCE WHEN ERROR SIGNALS DROP OFF TO NEAR ZERO.

1122

AFTER CONVERGENCE DURING TRAINING INTERVAL, CU SENDS FINAL FFE AND DFE COEFFICIENTS TO RU.

1124

CONVOLVES SE CIRCUIT WITH ~~FEEDS~~ FINAL FFE & DFE COEFFICIENTS INTO PRECODE FFE/DFE FILTER IN TRANSMITTER AND LOAD NEWLY

CALCULATED COEFFICIENTS INTO RU: XMTR PRECODE FILTER

TRANSPARENCY VALUES

1126

CU SETS COEFFICIENTS OF FFE 765 AND DFE 820 TO ONE FOR RECEPTION OF UPSTREAM PAYLOAD DATA.

54B
FIG. 45B
53B

FAXED TO
DI MUELLER
10/25/00
(909) 596-3733

FROM FIG. 45B

DOWNSTREAM
EQUALIZATION

1128
CU SENDS EQUALIZATION TRAINING
DATA TO RU SIMULTANEOUSLY ON
8 CHANNELS SPREAD ON EACH
CHANNEL BY ONE OF THE FIRST
8 ORTHOGONAL CYCLIC CODES
MODULATED BY BPSK.


1130
RU RECEIVER RECEIVES EQUALIZATION
TRAINING DATA IN MULTIPLE
ITERATIONS AND USES LMS 830,
FFE 765, DFE 820 AND DIFFERENCE
CALCULATION CIRCUIT 832 TO
CONVERGE ON PROPER FFE AND
DFE TAP WEIGHT COEFFICIENTS.

1132
AFTER CONVERGENCE, CPU READS
FINAL TAP WEIGHT COEFFICIENTS
FOR FFE 765 AND DFE 820 AND
~~LOADS THESE TAP WEIGHT~~
~~COEFFICIENTS INTO FFE/DFE~~
~~CIRCUIT 764~~; CPU SETS FFE 765
AND DFE 820 COEFFICIENTS TO
INITIALIZATION VALUES.

CONVOLVES THESE
SE FILTER TAP
WEIGHTS WITH
THE OLD FILTER
TAP WEIGHTS
OF THE FFE AND
DFE FILTERS OF
CIRCUIT 764
AND LOADS THE
NEWLY CALCULATED
TAP WEIGHTS
INTO THE
FFE AND DFE
FILTERS OF
THE CE CIRCUIT

54C
FIG. 45C
53C

Initial 2-Step Training Algorithm



2-STEP INITIAL EQUALIZATION TRAINING
FIG. 60